## Soleil LLRF Activities

Rajesh Sreedharan, M. Diop, R. Lopes, P. Marchand, F. Ribeiro

## Content

- LUCRECE/LUNEX5 LLRF progress
- Aim : to have a common platform
- Digital $\mu$ TCA. 4 platform for new projects


## Contribution to LUCRECE/LUNEX5



Phase 1 : based on a 400 MeV CW sc Linac $\rightarrow$ explore advanced FEL techniques and applications Phase 2 : laser wakefield (or plasma) accelerator will be assessed in view of FEL applications
> LUCRECE : program of R\&D about RF technology for CW Linacs, with the aim to LUNEX5
It is coordinated by SOLEIL, involves the CEA and CNRS labs as well as industrial partners, Thales, Alsyom and SigmaPhi Electronics (SPE) ; partly financed by the Region Ile-de-France.
$\rightarrow$ M.Diop's talk


## LUCRECE LLRF: choice of technology



4 channel ADC FMC board (TECHWAY)


Complete LLRF design in collaboration with LAL (Orsay)
$>$ R\&D, component choice
$>$ Component performance test
$>$ Production of the complete system
$>$ Test with the cavity

## LUCRECE LLRF: choice of technology



## Digital non-IQ demodulation method

Quadrature DDC


$$
\mathrm{M} . \mathrm{f}_{\mathrm{RF}}=\mathrm{N} . \mathrm{fs} \quad \Delta \varphi=2 \Pi . \mathrm{N} / \mathrm{M}
$$

$$
\mathrm{I}=2 / \mathrm{M} \quad \underset{\substack{\mathrm{y}=0}}{\mathrm{M}} . \cos (\mathrm{i} . \Delta \varphi)
$$

M

$$
\|\|
$$

$$
\mathrm{Q}=2 / \mathrm{M} \sum_{\mathrm{i}=0}^{\mathrm{yi} . \sin (\mathrm{i} . \Delta \varphi)}
$$



$$
\begin{aligned}
& \text { Coef_FIR_I(i) }=\cos (\text { i. } \Delta \varphi) \\
& \text { Coef_FIR_Q(i) }=\sin (\text { i. } \Delta \varphi)
\end{aligned}
$$

By down-sampling a RF signal, we can calculate precisely I and Q. But we need few RF period instead of one with a classical IQ demodulation.

## Digital non-IQ demodulation method

Matlab simulation done by our new RF engineer trainee (B. Chelaoui):
Comparison IQ vs non-IQ with some harmonics introduction on the IF signal

Comparison of IQ and non IQ demodulation


With jitter and without harmonics

Comparison of IQ and non IQ demodulation


With jitter and harmonics

## Preliminary tests: pleasure of debug

4 ADC channels acquisition

$\sqrt{n}$


4 IQ rotate channels


## LLRF: Zynq building blocks


$\frac{F_{R F}}{F_{s}}=\frac{N}{M}=\frac{4}{9} \quad \square$ With this ratio and 64 values of sliding mean, real measurements give $0.02^{\circ} \mathrm{rms}$. We have to improve it and test other ratios.

## RF Analog component characterization



We have tested:
LTC5598
AD8345
TRF370333

We have selected LTC5598 for its good linearity.

## Native-R2 $\mu$ TCA platform

2U MTCA. 4 chassis - up to 6 AMCs, support for PCle Gen3 x8


| AMC 1 | AMC 5 | CU |
| :---: | :---: | :---: |
| AMC 2 | MCH |  |
| AMC 3 |  |  |
| AMC 4 | AMC 6 |  |
| CU | AMC RTM 5 | AMC RTM 1 |
|  | MCH RTM | AMC RTM 2 |
|  |  | AMC RTM 3 |
|  | PU | AMC RTM 4 |

The NATIVE-R2 is a 2U MTCA. 4 chassis particularly suited to telecommunications, industrial and particle physics research applications.

Supporting a single MCH and one power unit, the NATIVE-R2 can accommodate six horizontallymounted AMC modules (five mid-size and one fullsize), up to five MicroRTMs (uRTM), and one JTAG switch module (JSM).

This enables you to build a compact, multi-purpose computing system for a variety of applications by integrating cost-effective AMCs. The compact design and support for PCIe Gen3 x8 makes the NATIVE-R2 ideal for applications with high connectivity requirements, such as high energy physics and telecom edge, access and aggregation equipment.

## AMC580 board from Vadatech

## AMC580

The AMC580 is an AMC FPGA Carrier with dual FMC (VITA-57) interfaces.
The unit has an on-board, re-configurable FPGA which interfaces directly to the AMC FCLKA, TCLKA-D, FMC DP0-9 and all FMC LA/HA/HB pairs.

The FPGA has an interface to a single DDR4 memory channel (64-bit wide with ECC). This allows for large buffer sizes to be stored during processing as well as for queuing the data to the host.

The AMC is based on Xilinx UltraScale+ XCZU19EG MPSoC FPGA with dual FMC sites. The RTM (Rear Transition Module) pinout is compatible to the DESY D1.2 specification.

The FPGA has 1968 DSP Slices and 1143k logic cells. The XCZU19EG includes a quad-core ARM processor. The Module has on board 64 GB of Flash, 128 MB of boot flash and an SD Card as an option.

## Block Diagram



## FMC ADC board from TECHWAY

## 4 channels ADC FMC board (TECHWAY)



- One common trigger input
- One common sampling clock input
- Internal programmable clock generator available
- Selected sampling clock from external or local
- 16 bits resolution
- Input range: 1 Vpp
- Up to 125 MHz sampling frequency
- Up to 550 MHz analog bandwidth (depend of input analog stage)
- Up to 90dB SFDR
- Up to 77 dB SNR


## FMC208 DAC board from 4DSP



4 (CH0-CH7 for FMC204)
Channel resolution: 16-bit
Output voltage range: 2.0 Vpp DC Coupled into $50 \Omega$ ( +10 dBm )
Output impedance: $50 \Omega$
Crosstalk : -50dBFS typical at $30 \mathrm{MHz},-40 \mathrm{dBFS}$ typical at $50 \mathrm{MHz},-30 \mathrm{dBFS}$ typical at 100 MHz
Analog output bandwidth: DC Coupled -1.0 dB typical at $80 \mathrm{MHz},-1.7 \mathrm{~dB}$ typical at $103 \mathrm{MHz},-3.0 \mathrm{~dB}$ typical at 120 MHz
SFDR: -50dBFS typical
Harmonics : F2 -50dBFS typical, F3 -50dBFS typical, F4 -70dBFS typical, F5-70dBFS typical
DAC Input Data width : JESD204B 4 or 8-pairs
Sampling Frequency Range: up to 312.5Msps $\rightarrow$ This may be further limited by JESD204B channel bandwidth.

## FMC120 ADC/DAC board from 4DSP



## ADC Characteristics

- 16-Bit Resolution, Dual-Channel, 1-GSPS ADC
- Noise Floor: -159 dBFS/Hz
- Spectral Performance (fIN = 170 MHz at -1 dBFS ):
- SNR: 70 dBFS - NSD: $\mathbf{- 1 5 7 ~ d B F S / H z ~}$
- SFDR: 86 dBc (Including Interleaving Tones)
- SFDR: 89 dBc (Except HD2, HD3, and Interleaving Tones)
- Spectral Performance (fIN = 350 MHz at -1 dBFS ):
- SNR: 67.5 dBFS

- NSD: -154.5 dBFS/Hz
- SFDR: 75 dBc
- SFDR: 85 dBc (Except HD2, HD3, and Interleaving Tones)
- Channel Isolation: 100 dBc at $\mathrm{fIN}=170 \mathrm{MHz}$
- Input Full-Scale: 1.9 VPP
- Input Bandwidth (3 dB): 1.2 GHz


## Digital LLRF architecture for LUCRECE



## Digital LLRF architecture for Soleil RF upgrade



## Conclusion

- Developments continue
- Have to be comfortable with $\mu$ TCA-4, Zynq, JESD204B protocol
- Work to ensure the sustainability of systems and components
- Need for a good team work to reach quickly the goal
(+ external collaborations?)


## Questions?

